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Abstract—Schottky barrier (SB) Ge channel MOSFETs suffer
from high drain-body leakage at the required elevated substrate
doping concentrations to suppress source–drain leakage. Here, we
show that electrodeposited Ni–Ge and NiGe/Ge Schottky diodes
on highly doped Ge show low off current, which might make
them suitable for SB p-MOSFETs. The Schottky diodes showed
rectiﬁcation of up to ﬁve orders of magnitude. At low forward
biases, the overlap of the forward current density curves for the
as-deposited Ni/n-Ge and NiGe/n-Ge Schottky diodes indicates
Fermi-level pinning in the Ge bandgap. The SB height for elec-
trons remains virtually constant at 0.52 eV (indicating a hole
barrier height of 0.14 eV) under various annealing temperatures.
Theseriesresistancedecreases withincreasingannealingtempera-
ture in agreement with four-point probe measurements indicating
the lower speciﬁc resistance of NiGe as compared to Ni, which
is crucial for high drive current in SB p-MOSFETs. We show
by numerical simulation that by incorporating such high-quality
Schottky diodes in the source/drain of a Ge channel PMOS, a
highly doped substrate could be used to minimize the source-
to-drain subthreshold leakage current.




OR FUTURE high-speed CMOS technology, Ge channel
MOSFETs are considered as promising devices as they
offer high carrier mobilities suitable for large drive current.
Schottky barrier (SB) source/drain MOSFETs overcome the
problems faced by the conventional transistor scaling caused by
the stringent conditions required for doping with low series re-
sistance [1]–[3]. The Ge-based SB p-MOSFETs, however, suf-
fer from increased leakage currents due to their narrow bandgap
and low SB height [4]–[6]. We have recently shown that
Ni–Si diodes prepared by electrodeposition exhibit superior
properties to physical-vapor-deposition-prepared diodes [7],
[8]. In this paper, we show that electrodeposited Ni–Ge and
NiGe–Ge Schottky diodes on highly doped Ge exhibit near-
ideal SB behavior with low off current. The experimental data
of the diodes are used to calibrate numerical simulations of
the Ge SB MOSFET. At short channel lengths, SB MOSFETs
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suffer from source-to-drain leakage currents. We show that a
highly doped Ge substrate is the key to limiting source-to-
drain subthreshold leakage currents. The low off current of the
electrodepositedSBsonhighlydopedsubstratemightmakethis
possible without increasing the junction leakage current at the
drain/body of SB p-MOSFETs.
II. EXPERIMENTAL TECHNIQUES
For the fabrication of Ni–Ge SBs, Antimony-doped Ge (100)
wafers were taken as the starting materials. Square patterns of
sizes from 10 to 400 μm were transferred to the photoresist-
coated substrates by conventional lithography. The back ohmic
contacts were deﬁned by Au–Sb evaporation and annealing
the samples in an H2/N2 inert atmosphere. Subsequently, a
20:1 buffered HF dip for 30 s, followed by DI water dip, was
performed to remove any native oxides. For electrodeposition, a
Ni sulphate bath and an Autolab AUT72032 potentiostat three-
electrode system with a Pt counter electrode and a saturated
calomel reference electrode (SCE) were used. The deposition
potential ranged from 1.10 to 1.15 V (against the SCE) for
the various Ge substrates. The ﬁlm thickness was monitored
during electrodeposition by observing the charge accumu-
lated at the cathode. Current (I)–voltage (V ) and capacitance
(C)–voltage (V ) characteristic measurements were performed
using a Hewlett Packard 4155A semiconductor parameter an-
alyzer and a Hewlett Packard 4280 A, 1 MHz, C Meter/C–V
plotter.GermanidationoftheNiﬁlmswasperformedfor20min
in the anneal chamber at temperatures ranging from 300 ◦C
to 500 ◦C. The various ﬁlm thicknesses were measured using
scanning electron microscopy (SEM) on a cross section of the
electrodeposited ﬁlm.
III. EXPERIMENTAL RESULTS
Typical current density (J) versus applied voltage (V ) char-
acteristics of electrodeposited Ni–Ge SBs for the three different
substrate resistivities (ρ1 = 2−2.4 Ω · cm, ρ2 = 0.13−0.15 Ω ·
cm, and ρ3 = 0.005−0.02 Ω · cm) and of 10-μm2 contact area
are shown in Fig. 1.
A high-quality rectifying behavior is observed for the SBs.
For the highly resistive (ρ1) Ge, excellent SBs are achieved
with very low reverse bias current, being ﬁve orders of mag-
nitude smaller than the forward bias current at 1-V bias. Tun-
neling effects of this SB are negligible in the reverse bias. SBs
on the medium resistive (ρ2) Ge showed similar rectifying
0018-9383/$25.00 © 2009 IEEE
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Fig. 1. J−V characteristics of the Ni/Ge Schottky diodes (10-μm2 contact)
as a function of Ge resistivities (ρ1 = 2−2.4 Ω · cm, ρ2 = 0.13−0.15 Ω · cm,
and ρ3 = 0.005−0.02 Ω · cm).
TABLE I
EXTRACTED φn, η, Rs (FROM J−V METHOD) AND φn, Nd,S UBSTRATE
RESISTIVITY (C–V METHOD) OF THE Ni/Ge SCHOTTKY DIODES
behavior with a little tunneling current in the reverse direc-
tion. On the lowly resistive substrate (ρ3), Ni/Ge SB showed
increased tunneling effects in the reverse bias. However, even
these diodes showed excellent rectifying behavior with the
reverse bias current of the diodes at the lowly resistive (ρ3)
substrate, still being ﬁve orders of magnitude smaller than the
forward bias current. All currents can be explained by standard
thermionic emission (TE) and, additionally, thermionic ﬁeld
emission (TFE) theory for the reverse bias. We will show in
the following section by numerical simulation that both forward
and reverse bias currents are dominated by electron transport.
This is a signiﬁcant improvement over a similar work done in
literature [9], [10] where Schottky diodes grown by evaporation
technique exhibited rectiﬁcation of only 2–3 orders even on
highly resistive Ge substrates. Breakdown of the diodes was
not observed up to −3-V bias, indicating that edge effects are
suppressed as explained in our previous work [11].
From the J−V curves in Fig. 1, the Ni/Ge Schottky electron
barrier height (φn), ideality factor (η), and series resistance
(Rs) can be extracted, assuming the TE model in the forward
bias[12].ThecalculatedSBparametersareshowninTableIfor
all types of substrates. For these calculations, Richardson con-
stant (A∗) of 50 A · cm−2 · K−2 [13], [14] was used. It is seen
from Table I that the SB heights are virtually constant for the
Ge substrates of various resistivities. The low ideality factors
indicate TE to be the dominant current conduction mechanism
in the forward bias for the SBs on different substrates.
Fig. 2. C−2–V curve of an electrodeposited Ni–Ge contact (400 μm2)f o r
various substrate resistivities (ρ1 = 2−2.4 Ω · cm, ρ2 = 0.13−0.15 Ω · cm,
and ρ3 = 0.005−0.02 Ω · cm).
C–V measurements of SBs on Ge were performed for A∗-
independent measurement of the SB height. Inverse square
capacitance versus voltage characteristics are shown in Fig. 2
for SBs on Ge substrates of various resistivities and having
a contact area of 400 μm2. As expected, a straight line is
observed, and from its intercept on the voltage axis, the SB
height (φn) is calculated [15]. Furthermore, from the slope
of this characteristic, the Ge doping concentration (Nd) can
be determined. For example, a value of 2.9 × 1017 cm−3 for
Nd is obtained corresponding to a resistivity of 0.006 Ω · cm,
which matches the speciﬁcation of the Ge substrate. Similar
C–V measurements were performed on SBs on the medium
(0.13–0.15 Ω · cm) and highly (2–2.4 Ω · cm) resistive Ge and
barrier heights (φn) of 0.53 and 0.56 eV, respectively, and
substrate doping densities of 1.45 × 1016 and 8.7 × 1014 cm−3
were obtained. The barrier heights obtained are in good agree-
ment with those obtained from the I–V measurements as
observed in Table I.
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Fig. 3. XRD spectra for the as-deposited and annealed Ni/Ge samples show-
ing transformation from Ni to NiGe.
The electrodeposited Ni ﬁlms on Ge (0.005–0.02 Ω · cm)
were annealed for 20 min at temperatures ranging from 300 ◦C
to 500 ◦C to investigate their Germanidation mechanism. Phase
identiﬁcation and crystallographic structure determination were
carried out using XRD with Cu Kα radiation (λ = 1.5418 Å)
in a θ−2θ geometry. Fig. 3 shows the XRD spectra for as-
deposited and annealed Ni/Ge samples for initial Ni thicknesses
of 70 nm. The initial Ni (111) peak at 44.68◦ completely
disappears after annealing, indicating complete reaction of the
Ni ﬁlm with Ge. Peaks at 34.8◦, 35.2◦, 44.2◦, 45.7◦, 53.8◦, and
54.4◦ are observed when the sample was annealed at 500 ◦C.
These peaks are in excellent agreement with the θ−2θ pattern
of the NiGe JCPDS standard. The peaks were identiﬁed as
NiGe(111), (210), (211), (121), (002), and (301). No peaks cor-
responding to other Ni-Germanides, e.g., Ni2Ge, NiGe2, etc.,
are observed. This clearly shows only polycrystalline Ni-mono-
Germanide (NiGe) phase forms at the annealing temperatures.
The lattice constants of the formed NiGe are determined to be
a = 5.81 Å, b = 5.37 Å, and c = 3.40 Å from the XRD spectra,
in agreement with the reported values [16], [17].
For the 300-◦C annealed samples, the NiGe peaks are very
weak, while after 400-◦C annealing, the peaks become quite
strong. The crystallite size (t) of the grown NiGe(111) was
investigated by taking further XRD scan within close intervals
surrounding the peak. These are shown in Fig. 4 as a function of
annealing temperature (T). The crystallite sizes are calculated





where d is the broadening of the peaks due to the crystallite
size. It was observed that t increases with increasing T.
The variation of thickness of the Ni and Ni–Ge ﬁlms as a
function of annealing temperature (T) was determined by SEM
as shown in Fig. 5. This thickness is seen to increase with
increasing T. Theoretically, the ratio of the atomic volume of
NiGe and Ni is 2.44. As shown in Fig. 5, the ratio of the ﬁlm
thickness of NiGe at 500 ◦C to that of Ni is 2.53. This conﬁrms
complete reaction of the 70-nm Ni and formation of NiGe at
that temperature.
Fig. 4. XRD spectra showing the NiGe(111) peak of the Ni(70 nm)/Ge
samples when annealed at various temperatures. The calculated crystallites are
presented in the inset.
In order to further exploit the Germanidation mechanism,
the sheet resistance (Rsh) of the grown ﬁlms was measured
using the four-point probe method. The obtained Rsh values
were multiplied by the ﬁlm thicknesses to calculate the ﬁlm
resistivities (ρ). The results are plotted as a function of anneal-
ing temperatures in Fig. 6. It is observed that Rsh decreased
with increasing T. The measured Rsh of NiGe is 0.23 Ω/sq
when annealed at 500 ◦C. The low Rsh could be attributed to
the increase in crystallite size at 500 ◦C as shown in Fig. 4.
The resistivity of Ni–Ge also decreased when the ﬁlms were
annealed above 300 ◦C.
Typical current (I) versus applied potential (V ) charac-
teristics of the grown Ni(70 nm)/Ge Schottky diodes under
the as-deposited and annealed conditions on lowly resistive
(0.005–0.02 Ω · cm) Ge are shown in Fig. 7 for a contact pad
size of 20 μm2.
A high-quality rectifying behavior (4–5 orders in magnitude)
is observed for all annealing conditions. Again, φn, η, and
Rs are calculated, assuming the TE model in the forward bias
region, and are presented in Table II. The values of φn are vir-
tually constant at 0.52 eV. Assuming a Ge bandgap of 0.66 eV,
the corresponding hole barrier height (φp) is 0.14 eV. This
value is low enough to guarantee a large on current in SB
MOSFET. At low forward bias, there is a considerable overlap
of the current curves of the nonannealed Ni–Ge and NiGe–Ge
samples as shown in Fig. 7. This indicates both thermal stability
and Fermi-level pinning in the Ge bandgap as the barrier height
is independent of the metal work function. The reverse current
at 1-V bias is 1 μA for the various annealed diodes. This is
a signiﬁcant achievement as this value is more than an order
of magnitude smaller than the reported value in literature [10]
for NiGe/Ge diodes formed by evaporation on highly resistive
(4–6 Ω · cm) Ge.
The low values of ideality factor for the Schottky diodes
presented in Table II indicate TE to be the dominant current
conduction mechanism in the forward bias. The series resis-
tance decreases with increasing T (see the inset of Fig. 7),
indicating a lower speciﬁc resistance of NiGe than Ni. This
is consistent with the four-point probe measurement shown
in Fig. 6.
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Fig. 5. Cross-sectional SEM images of the various Ni/Ge samples: (a) As-deposited, (b) annealed at 300 ◦C, (c) annealed at 400 ◦C, and (d) annealed at 500 ◦C.
Fig. 6. Rsh and ρ of Ni and Ni–Ge ﬁlms at various anneal temperatures. The
initial Ni thickness was 70 nm. The substrate resistivity was 0.005–0.02 Ω · cm.
IV. SB MOSFET SIMULATION
The commercial TCAD simulator Sentaurus Device from
Synopsys has been used for the simulation work that provided
a self-consistent and fully coupled implementation of nonlocal
tunnellingmodelsofbothelectronsandholes.Thedeviceswere
generated using Sentaurus Structure Editor and its Meshing
engine. The simulator was, at ﬁrst, calibrated by using the SB
heights and the various experimental doping densities (Nd)
of the substrates obtained by the C–V methods which were
presented in Table I. To account for the substrate series resis-
tances in the experimental results, systematic 3-D simulations
of the actual substrate size and thicknesses were performed
for a 10-μm2 pad. The corresponding calculated J−V curves
for the various substrate doping densities are shown in Fig. 8
along with the experimental curves. Separation of the electron
and hole currents in the simulation (not shown) indicates that
holes play a negligible role in the reverse and forward bias
currents. The concordance of the experimental and simulated
Fig. 7. I–V characteristics of the Ni/Ge Schottky diodes, having a contact
area of 20 μm2, as a function of annealing temperatures. Ge resistivity was
0.005–0.02 Ω · cm. The high forward bias region is magniﬁed in the inset.
TABLE II
EXTRACTED φn, η, AND Rs OF THE Ni/Ge SCHOTTKY DIODES
WITH 20-μm2 CONTACT AREA AS A FUNCTION OF
ANNEALING TEMPERATURE (T)
current density curves at the various conditions conﬁrms the
full calibration of the simulator tool to both TE and TFE.
To accurately model the SB MOSFET, a fully coupled 2-D
simulation was performed that included physical models, e.g.,
bandgap narrowing effect and dependence of mobility to nor-
mal electric ﬁeld. The drain current (Id) versus gate voltage
(Vg) characteristics for a bulk SB PMOS with channel length
(Lg) of 30 nm and gate oxide thickness (tox) of 0.7 nm are
calculated as a function of various substrate doping densities
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Fig. 8. J−V characteristics (dotted lines) for 10-μm Ni/Ge contacts for
various doping density modeled by Sentaurus Device simulator tool. The cor-
responding experimental curves (solid lines) are also presented for reference.
Fig.9. Simulatedtransfercharacteristicsof30-nmGechannelbulkSBPMOS
devices showing the effect of increasing substrate doping density on leakage
currents.
(Nd) and are shown in Fig. 9. The source-to-drain subthreshold
leakage current can be readily obtained from the curves at
Vg = 0. It is found that for a ﬁxed drain bias (Vd) of −0.1 V, the
leakage current is 4.5 × 10−6 A/μm when Ge n-type doping
density of 8.7 × 1014 cm−3 was used. However, the leakage
currents decreased to 2.1 × 10−6 and 8.1 × 10−8 A/μm when
the substrate doping densities were increased to 1.45 × 1016
and 2.9 × 1017 cm−3, respectively. Therefore, we propose that
a highly doped Ge substrate could be used for a low-leakage
SB MOSFET. At higher positive gate voltages, the leakage
current is observed to increase for the various substrate doping
densities. This is attributed to the ambipolar behavior typi-
cal of an SB MOSFET that results in a gate-induced-drain-
leakage (GIDL)-like current. For higher drain voltages, e.g.,
Vd = −1 V, this leakage current is very high.
There are several methods available to suppress the GIDL-
like leakage in SB MOSFETs. One method uses a ﬁeld-induced
drain extension [18] located between the channel and the
Schottky drain. This leakage current could also be alleviated by
using a recessed channel and asymmetric source/drain Schottky
contacts [19]. As an alternative to these methods, an offset gate
structure shown in Fig. 10(a) could be used for a 30-nm gate
Fig. 10. (a) Schematic representation of the SB PMOS structure with gate off-
set. Xd is the length of offset region from the drain. (b) Transfer characteristics
of 30-nm Ge channel bulk SB PMOS devices for various Xd showing the effect
of gate offset on leakage currents.
length device. Here, the effect of the gate bias responsible for
the hole conduction is reduced by increasing the distance (Xd)
between the edges of the gate and the drain.
Here, we perform numerical simulation to investigate the ef-
fect of the offset gate structure in the bulk SB PMOS. Id versus
Vg characteristics, with Lg = 30 nm, tox = 0.7 nm, and Nd =
2.9 × 1017 cm−3, are calculated for Vd = −0.5 V as a function
of various Xd and are shown in Fig. 10(b). It is observed that
for the highly doped substrate, the leakage current is extremely
high for a conventional bulk SB PMOS (Xd = 0).A st h eg a t e
offset from the drain is increased, superior p-channel device
performance is realized on the Ge SB MOSFET. It can be seen
that not only the hole conduction is gradually eliminated but
also the OFF-state source–drain subthreshold leakage current
is also decreased with increasing Xd. The parasitic resistance
with increasing Xd, however, has not decreased the on current.
This is due to the domination of the source-to-channel tunnel
resistance over the resistances in the current conduction path.
Therefore, by using the offset-gate structure, the off current
of the SB MOSFET could be signiﬁcantly reduced without
affecting the on current of the device.
V. CONCLUSION
We report that Ni/Ge SBs formed by electrodeposition on
highly doped substrate show high rectiﬁcation with low leakage
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current in reverse bias. The fabricated Ni/Ge diodes trans-
formed into NiGe/Ge diodes upon annealing at 500 ◦C. Despite
the compositional change, the SB properties were virtually
unaltered due to Fermi-level pinning. The series resistances of
NiGe decreased with annealing temperature which is important
for high drive current in SB MOSFETs. By numerical simula-
tion, we are able to show that the source-to-drain subthreshold
leakage current could be minimized by using a highly doped Ge
substrate. Therefore, we propose that electrodeposition could
be used for source–drain formation of a highly doped Ge-based
SB MOSFET to achieve low subthreshold leakage current.
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